Design Rule Checking is a compute-intensive VLSI CAD tool. In this paper we propose a parallel algorithm to perform Design Rule Check (DRC) of Layout geometries in a VLSI layout. The algorithm assumes the parallel architecture to be a two-dimensional mesh of processors. The algorithm is based on a linear quadtree representation of the layout. Through a complexity analysis it is shown that it is possible to achieve a linear speedup in DRC with respect to the number of processors.
INTRODUCTION
n a typical CAD environment for LSI/VLSI design, the entire design process involves the use of various CAD tools, such as circuit simulator, logic simulator, timing simulator, layout editor, design rule checker, circuit extractor, floor planner, routers etc. One of the tools which is computer intensive is the Design Rule Checker (DRC). In order to speed up DRC, various hardware and software solutions have been proposed [1, 2, 3, 4] .
In [5] [6] . For the sake of completeness, we reproduce the salient features of such a representation in the following section.
Since the underlying algorithm in [5] A white or black node is a terminal node and has no children. However, with regard to the array representation of quadtrees, the nodes allocated for their children are labeled "not_used". A gray node is a non-terminal node and has children which are either black, white or gray. For the rest of the paper, we adopt the definitions and algorithms given for neighbor finding and boundary following of regions as given in [6] . 
Layout Partitioning
To process the layout in parallel using P processors, we have to divide it into P sub-layouts and perform DRC on each of these sublayouts in parallel. The mapping of the sub-layouts onto the processors is shown in Figure 5 . Here we show how the partitioning step itself can be performed in parallel. Assuming that the layout comprises N LGs, N/P LGs can be arbitrarily allotted to every processor. Each processor in turn processes the LGs allotted to it, and identifies the sub-layout to which that LG belongs. In case the LG belongs to two or more sub-layouts the LG is divided into the required number of clippedLGs and the processors to which the clipped-LGs are allotted is decided. The final allotment of LGs and clipped-LGs is thus decided. Appropriate LGs and clipped-LGs can now be distributed to the appropriate processors such that each processor gets one sub-layout.
Locai_DRC
In this procedure design rule checks are performed on all the LGs and clipped LGs present in every processor. This LocaI_DRC is very similar to the Sequential DRC. The sub-layout is initially enveloped on all its sides by white nodes as described in [8] . The boundary of every LG of the sub-layout is travelled using the BFA. The BFA identifies the initial Northern most Black-white node pair (P,Q) on the LG. It then traces the boundary of the LG by determining the black-white node pairs such that the side which is common to the blocks of image corresponding to the nodes P and Q is an edge or part of an edge of an LG. It may be noted that no boundary codes are generated during the boundary traversal of any LG. Instead we have to calculate the length of every edge of the LG to check whether it is more than a certain limit specified by the design rules. Further, at all vertices certain extra orthogonal and diagonal checks have to be performed to verify the spacing (specified by the spacing design rule) between mask openings corresponding to any two LGs and to verify the width of any mask opening.
However, such checks cannot be successfully completed if the LG is clipped or is within the DRID of the sub-layout boundary. To process such LGs the processors have to communicate amongst themselves to perform design rule checks on the LGs. To be able to do so, the procedure Local_DRC identifies those points where a processor boundary is encountered while performing the orthogonal or the diagonal 
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Case XV (PI,P2,P3,P4) (T,T,T,F) Case XVI (PI,P2,P3,P4) Figure 6 we assume that a layout has to be allotted to four processors and hence is partitioned into four sub-layouts. Assuming that line EF forms the Y-axis of a coordinate system, line GH forms the X-axis and point O forms the origin then we can associate a sub-layout corresponding to every quadrant of the coordinate system. It can be seen from the Figure 6 that the quadrants I, II, III and IV correspond to the sub-layouts EBOH, AEOG, GODF and OHCF respectively. We assume that the sub-layout corresponding to the quadrants are assigned to the processors PE [1] , PE [2] , PE [3] and PE [4] 
